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ABSTRACT
A complete catalog of optimal NOR realizations for all self-dual 
functions of four or fewer variables is presented, where optimality is achieved 
by first minimizing the number of gates required, then minimizing the number 
of gate inputs required, and finally, minimizing the number of logic levels 
required to realize the function. Complements of input variables are assumed
to be unavailable.
11. INTRODUCTION
The cost of a logic network of discrete components is approximately 
proportional to the number of gates in the network. Therefore, the synthesis 
of logic networks minimal with respect to gate count has been one of the most 
important problems in classical logic design. And, even though the advent of 
integrated circuitry has removed some of the emphasis on gate count, logic 
networks with a minimum number of gates are still important.
Catalogs of minimal networks realizing boolean functions have been 
published by several authors. Hellerman [1] used an exhaustive method to 
obtain optimal NOR and NAND networks for all representative three variable 
functions by first minimizing the gate count and then minimizing the number 
of gate inputs. Hellerman, however, assumed complements of input variables 
were not available. Using the same definition of optimality but assuming 
that complements of input variables were available, Smith [2] obtained 
optimal NAND and NOR realizations for the same set of functions. Baugh et al. 
[3] tabulated optimal realizations of the three variable boolean functions 
using NOR-OR gates. (A NOR-OR gate is defined as a gate which produces both 
the NOR and the OR of its input variables.) The criteria for optimality 
was once again that used by Hellerman, and optimizations were obtained using 
two different assumptions, one that complements of input variables were 
available, and one that they were not. Using the same optimality criteria 
Culliney [4] obtained optimal NOR realizations for representatives of 438 
of the 3984 P (permutation of variable) equivalence classes assuming 
complements of input variables were not available. However, only one of
2these 438 equivalence classes was an equivalence class of self-dual: functions. 
This paper presents optimal NOR realizations for representatives of the 32 P 
equivalence classes of self-dual functions of 4 or fewer variables assuming 
complements of input variables are not available. Each of the 32 representative 
functions is optimized by first minimizing the gate count, then minimizing the 
number of gate inputs, and finally, minimizing the number of levels required 
to realize the function.
32. OPTIMIZING ALGORITHM
The optimal circuits presented in this report were obtained utilizing 
a FORTRAN program 'ILLOD-(NOR-B)' written by Nakagawa and Lai [5]. The 
optimizing algorithm used in that program is based on Davidson's branch-and- 
bound method and is essentially a NOR version of Davidson's [6] optimizing 
NAND decomposition algorithm. Optimal networks obtained by the program are 
networks of least cost, where the cost C of the network is defined by the 
weighted sum of the number of gates and the number of gate inputs, i.e.,
C = A*R + B-I
where R is the number of gates, I is the number of gate inputs, and A and B 
are arbitrary non-negative weights. For an optimality criterion which 
minimizes gate count primarily and the number of gate inputs secondarily,
A >> B. In utilizing the program A was chosen to be 100, B to be 1. Thus, 
a network with cost 814 is composed of 8 gates with 14 gate inputs. Program 
parameters were set so that all optimal networks of minimum cost realizing 
a given function were produced. From these, those networks requiring the 
smallest number of logic levels were chosen and cataloged.
43. NOTATION
The notation employed is explained as follows. Let a four variable 
boolean function f(a,b,c,d) be represented by a 16-tuple XqX^-. x ^  where 
x. = 0 or 1, 0 < i < 15, and where x^ =? f(0,0,0,0), x^ = f( 0 , 0 , 0 , 1 ) ,  and 
x15 = f(l,1,1,1). For example f(a,b,c,d) = abed can be represented as 
f(a,b,c,d) = 0000000000000001 as only x ^  =1. As this notation is somewhat 
cumbersome a shorter notation based on the previous notation is used. The
16-tuple XqX^__is parsed into four 4-tuples, and a hexadecimal notation
based on Table 3.1 is used. The resulting 4-tuple representation for the 
function is thus denoted f(a,b,c,d) = 703^2^3 w^ere ®'[0,1,...9,A,B,...,F } 
for 0 < i < 3. For example f(a,b,c,d) = 1010111110111001 is parsed into 
4-tuples to i form the string 1010/1111/1011/1001. For i =* 0
XiXi+lXi+2Xi+3 =  1010
and therefore <no>•»
For i = 4 X.X.,,x X i i+l i+2 i+3
and therefore y 1 = F.
1111
For i = 8 XiXi+lXi+2Xi+3 1011
and therefore y^ ® B.
For i = 12 x.x. -x. 0x.,0 = 1001i l+l i+2 i+3
and therefore y^ = 9.
In hexadecimal notation, therefore, f(a,b,c,d) = AFB9. Since for any self­
dual function f(a,b,c,d) = f(a,b,c,d), x^= x^ ,. 0 < i < 15. As a result,
x.x X . ,-Xi i+l i+2 i+3 yJ
0000 0
0001 1
0010 2
0011 3
0100 4
0101 5
0110 6
0111 7
1000 8
1001 9
1010 A
1011 B
1100 C
1101 D
1110 E
1111 F
i = 0,4,8,12 j = i/4
TABLE 3.1 Hexadecimal Notation
6specification of xQ,x1,..., and x? completely specify the function f(a,b,c,d).
In terms of hexadecimal notation, specification of y^ and y^ completely
specify the function. For example, if y^ = 8 then x qx ix 2x3 = 1000 which
implies that x-0x. _x.. .x. _ = 1110 since x. = x, * •• But tllis in turn implies r 12 13 14 15 l 15-1
that y^ = E. In a similar manner y^ is specified by y^. A table of corre­
spondence is shown in Table 3.2.
7yi yj
0 F
1 7
2 B
3 3
4 D
5 5
6 9
7 1
8 E
9 6
A A
B 2
C C
D 4
E 8
F 0
0,1 j * -
Correspondence of y . and y .. i JTABLE 3.2
84. RESULTS
To find the optimal network for a given self-dual function, the 
representative function for the equivalence class containing the self-dual 
function must first be found. Table 4.1 is used for this purpose. With 
f(a,b,c,d) represented as f(a,b,c,d) = yQy]^^» t*ie representative function 
f'(a,b,c,d) = ygyjy;?^ *s f°un<* by letting Yq specify the row and specify 
the column. As an example, consider the self-dual function f(a,b,c,d,) = 
1010111100001010. in hexadecimal notation this function is represented
as f(a,b,c,d) = AF0A. So, y^ - A, y^ = F. From Table 4.1 the representative 
function is therefore f'(a,b,c,d) = F330. Once the respresentative function 
has been obtained the optimal network cost can be determined using Table 4.3, 
which tabulates the number of gates, the number of gate inputs, and the 
number of logic levels required to realize the representative function 
f'(a,b,c,d) and, therefore, f(a,b,c,d). For the example,
R = 6 
I = 10
=* C = A*R + B* I = 100(6) +1(10) = 610.
And, 3 levels of logic are required. Table 4.3 also specifies by number 
one or more networks which realize the representative function f'(a,b,c,d).
If the network is to realize f(a,b,c,d), then a permutation of the input 
variables is usually required. This permutation is specified by a permutation 
number directly after the slash (/) following the entries in Table 4.1. The 
actual permutation is then obtained using Table 4.2 which correlates the 
permutation number with a specific variable permutation. For the example,
9y l 0 1 2 3
o¡s*. O 017F/0 02BF/0 033F/0
1 02BF/4 033F/4 069F/2 017F/8
2 08EF/2 069F/8 3F03/11 02BF/8
3 3F03/6 02BF/10 08EF/8 3333/0
4 08EF/3 069F/9 18EF/3 1697/9
5 3F03/7 02BF/11 1AA7/5 069F/17
6 28EB/4 1AA7/16 2CCB/4 18E7/16
7 2AAB/4 3F03/18 28EB/10 08EF/18
8 80FE/0 817E/0 82BE/0 833E/0
9 82BE/4 833E/4 869E/2 817E/8
A F330/13 869E/8 8AAE/2 82BE/8
B 8AAE/4 82BE/10 F330/19 80FE/8
C F330/12 869E/9 98E6/3 C33C/0
D 8AAE/5 82BE/11 9AA6/5 869E/17
E A8EA/4 9AA6/16 ACCA/4 98E6/16
F FF00/6 8AAE/16 A8EA/10 F330/0
4 5 6 7
02BF/1 033F/1 069F/0 017F/6
069F/3 017F/9 1697/0 033F/18
18E7/2 1697/8 1AA7/2 069F/14
1AA7/4 069F/16 18E7/8 02BF/20
3F03/10 02BF/9 1AA7/3 069F/15
08EF/9 3333/1 18E7/9 02BF/21
2CCB/5 18E7/17 3CC3/4 1AA7/22
28EB/11 08EF/17 2CCB/16 3F03/4
82BE/1 833E/1 869E/0 817E/6
869E/3 817E/9 C33C/18 833E/18
98E6/2 C33C/1 9AA6/2 869E/14
9AA6/4 869E/16 98E6/8 82BE/20
8AAE/3 82 BE / 9 9AA6/3 869E/15
F330/18 80FE/9 98E6/9 82BE/21
ACCA/5 98E6/17 BCC2/4 9AA6/21
A8EA/11 F330/1 ACCA/16 8AAE/22
Table 4.1 Table of Representative Functions
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y o
oor-4 9 A B C D E F
0 08EF/0 069F/6 3F03/9 02 BF/6 3F03/8 02BF/7 08EF/6 3333/2
1 18E7/0 1697/8 1AA7/0 069F/12 1AA7/1 069F/13 18E7/6 02BF/18
2 28EB/0 1AA7/12 2AAB/0 3F03/21 2CCB/0 18E7/12 28EB/6 08EF/12
3 2CCB/2 18E7/14 28EB/8 08EF/14 3CC3/0 1AA7/18 2CCB/12 3F03/0
4 28EB/1 1AA7/13 2CCB/1 18E7/13 2AAB/1 3F03/20 28EB/7 08EF/13
5 2CCB/3 18E7/15 3CC3/1 1AA7/19 28EB/9 08EF/15 2CCB/13 3F03/1
6 68E9/0 3CC3/18 6AA9/0 2CCB/18 6AA9/1 2CCB/19 68E9/6 28EB/18
7 6AA9/4 2CCB/22 68E9/8 28EB/20 68E9/9 28EB/21 6AA9/18 2AAB/18
8 F330/16 869E/6 8AAE/0 82BE/6 8AAE/1 82BE/7 F330/22 80FE/6
9 98E6/0 C33C/4 9AA6/0 869E/12 9AA6/1 869E/13 98E6/6 82BE/18
A A8EA/0 9AA6/12 FF00/9 8AAE/12 ACCA/O 98E6/12 A8EA/6 F330/8
B ACCA/2 98E6/14 A8EA/8 F330/5 BCC2/0 9AA6/18 ACCA/12 8AAE/18
C A8EA/1 9AA6/13 ACCA/1 98E6/13 FF00/8 8AAE/13 A8EA/27 F330/2
D ACCA/3 98E6/15 BCC2/1 9AA6/19 A8EA/9 F330/4 ACCA/13 8AAE/19
E FCCO/18 BCC2/18 EAA8/0 ACCA/18 EAA8/1 ACCA/19 FCCO/4 A8EA/18
F EAA8/4 ACCA/22 FCCO/l A8EA/20 FCCO/O A8EA/21 EAA8/18 FFOO/O
Table 4.1 Continued
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Permutation Variables
Number a b C d
0 a b c d
1 a b d c
2 a c b d
3 a c d b
4 a d b c
5 a d c b
6 b a c d
7 b a d c
8 c a b d
9 b c d a
10 b d a c
11 b d c a
12 b c a d
13 c a d b
14 c b a d
15 c b d a
16 c d a b
17 c d b a
18 d a b c
19 d a c b
20 d b a c
21 d b c a
22 d c a b
23 d c b a
TABLE 4.2 Permutation Table
12
Class
sentative Gates Gate Inputs Level Diagram t
017F 5 13 2 6
02BF 6 13 4 8
033F 4 9 2 3
069F 7 15 5 14
08EF 6 13 4 9
1697 8 24 5 20
18E7 8 25 4 21
1AA7 8 23 4 22,23
28EB 7 20 4 15
2AAB 6 14 3 10
2CCB 8 23 4 24
3333 0 0 0 1
3CC3 7 20 4 13
3F03 5 10 3 5
68E9 9 21 7 29,30
6AA9 9 19 5 31
80FE 7 13 3 16
817E 8 21 5 25
82 BE 7 16 5 17
833E 9 23 4 32
869E 9 20 8 33
8AAE 7 14 4 18
98E6 9 21 5 34,35
9AA6 8 19 5 26
A8EA 7 14 3 19
ACCA 8 16 6 27
BCC2 8 21 5 28
C33C 7 16 5 12
EAA8 6 14 3 11
F330 6 10 3 7
FCCO 5 10 3 4
FFOO 1 1 1 2
TABLE 4.3 Table of Results for Representative Functions.
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f'(a,b,c,d) = F330, network 7 realizes that function. The permutation number 
8, however, is specified by the entry in Table 4.1, and according to Table 4.2 
a,b,c,d must be permuted to c,a,b,d. As a result the optimal network realizing 
f(a,b,c,d) is therefore that given in Figure 4.1. Also, since f(a,b,c,d) is 
self-dual, the optimal NAND network for f(a,b,c,d) = AFOA is identical to that 
shown in Figure 4.1 with all the NOR gates replaced by NAND gates.
14
FP-  4864
Figure 4.1 Network Realizing f(a,b,c,d) = AFOA.
F P -4 8 2 5
Figure 4.2 Optimal NOR Networks for Representative Self-Dual Functions
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FP-4826
Figure 4.2 Continued
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F P -4827
Figure 4.2 Concluded
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